We research cyber security and teach future’s experts
to ensure secure technology in everyone’s life.
Debugging Formal Specifications Using Simple Counterstrategies
Könighofer R., Hofferek G., Bloem R.
Proceedings of 9th International Conference 2009 Formal Methods in Computer Aided Design FMCAD 2009, 9th International Conference Formal Methods in Computer Aided Design, 152-159
Formal Analysis of a TPM-Based Secrets Distribution and Storage Scheme
Tögl R., Hofferek G., Greimel K., Leung A., Phan R., Bloem R.
International Symposium on Trusted Computing (TrustCom 2008) Proceedings, in 9th ICYCS Conference Proceedings, International Symposium on Trusted Computing, 2289-2294
Debugging Design Errors by Using Unsatisfiable Cores
Suelflow A., Fey G., Bloem R., Drechsler R.
Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, 159-168
Automatic Fault Localization for Property Checking
Fey G., Staber S., Bloem R., Drechsler R.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 27(6), 1138-1149
Open Implication
Greimel K., Bloem R., Jobstmann B., Vardi M.
Automata, Languages and Programming - ICALP 2008, 2008 International Colloquium on Automata, Languages and Programming, 361-372, (Lecture Notes in Computer Science; vol. 5126)
Using unsatisfiable cores to debug multiple design errors
Suelflow A., Fey G., Bloem R., Drechsler R.
GLSVLSI '08: Proceedings of the 18th ACM Great Lakes symposium on VLSI, 18th ACM Great Lakes Symposium on VLSI, 77-82
Symbolic Implementation of Alternating Automata
Bloem R., Cimatti A., Pill I., Roveri M.
International journal of foundations of computer science, Vol. 18(4), 727-743
Specify, Compile, Run: Hardware from PSL
Bloem R., Galler S., Jobstmann B., Piterman N., Pnueli A., Weiglhofer M.
6th International Workshop on Compiler Optimization Meets Compiler Verification, 6-20
Anzu: A Tool for Property Synthesis
Jobstmann B., Galler S., Weiglhofer M., Bloem R.
Proceedings of the 19th International Conference of Computer Aided Verification 2007, 258-262
Interactive presentation: Automatic hardware synthesis from specifications: a case study
Bloem R., Galler S., Jobstmann B., Piterman N., Pnueli A., Weiglhofer M.
Proceedings of the conference on Design, automation and test in Europe, 10th Conference on Design, Automation and Test in Europe, 1188-1193
RAT: A Tool for the Formal Analysis of Requirements
Bloem R., Cavada R., Pill I., Roveri M., Tchaltsev A.
19th International Conference, CAV 2007, Berlin, Germany, July 3-7, 2007. Proceedings, International Conference on Computer Aided Verification, 263-267, (Lecture Notes in Computer Science)
Fault localization and correction with QBF
Staber S., Bloem R.
Theory and Applications of Satisfiability Testing – SAT 2007, International Conference on Theory and Applications of Satisfiability Testing, 355-268, (Lecture notes in computer science)
Compositional SCC analysis for language emptiness
Wang C., Bloem R., Hachtel G., Ravi K., Somenzi F.
Formal Methods in System Design, Vol. 28(1), 5-36
Symbolic implementation of alternating automata
Pill I., Bloem R., Cimatti A., Roveri M., Semprini S.
Implementation and application of automata, International Conference on Implementation and Application of Automata, 208-218
Formal analysis of hardware requirements
Pill I., Bloem R., Semprini S., Roveri M., Cimatti A., Cavada R.
Design Automation Conference, Association of Computing Machinery, 821-826
Repair of boolean programs with an application to C
Griesmayer A., Bloem R., Byron C.
Computer Aided Verification, International Conference on Computer Aided Verification, 358-371, (LNCS)
Automated Fault Localization for C Programs
Griesmayer A., Staber S., Bloem R.
Workshop on Verification and Debugging, Workshop on Verification and Debugging, 82-99
Game-based and simulation-based improvements for LTL synthesis
Jobstmann B., Bloem R.
Games in Design and Verification, Games in Design and Verification, ?-?
Rat: A tool for formal analysis of requirements
Pill I., Bloem R., Cimatti A., Roveri M., Semprini S., Tchaltsev A.
European Conference on Artificial Intelligence, European Conference on Artificial Intelligence, ?-?
Automatic Fault Localization for Property Checking
Staber S., Fey G., Bloem R., Drechsler R.
Haifa Verification Conference, Haifa Verification Conference