

Side-Channel Security

Chapter 4: Transient-Execution Attacks - Meltdown, Spectre & More

Daniel Gruss

March 20, 2025

Graz University of Technology



- Meltdown[4] and Spectre [2] are two CPU vulnerabilities
- Discovered in 2017 by 4 independent teams
- Due to an embargo, released at the beginning of 2018
- News coverage followed by a lot of panic





A lot of confusion fueled the panic

- Which CPUs/vendors are affected?
- Are smartphones/IoT devices affected?
- Can the vulnerabilities be exploited remotely?
- What data is at risk?
- How hard is it to exploit the vulnerabilities?
- Is it already exploited?

Let's try to clarify these questions



Hardware Isolation

- Kernel is isolated from user space
- This isolation is a combination of hardware and software
- User applications cannot access anything from the kernel
- There is only a well-defined interface → syscalls



- Breaks isolation between applications and kernel
- User applications can access kernel addresses
- Entire physical memory is mapped in the kernel
- → Meltdown can read whole DRAM




(A) Kernelspace






System



- Only on Intel CPUs and some ARMs (e.g. Cortex A15,A57,A72,A75)
- AMD and other ARMs seem to be unaffected
- Common cause: permission check done in parallel to load instruction
- Race condition between permission check and dependent operation(s)



- Meltdown variant: read privileged registers
- Limited to some registers, no memory content
- Reported by ARM
- Affects some ARMs (Cortex A15, A57, and A72)




- Meltdown requires code execution on the device (e.g. Apps)
- Untrusted code can read entire memory of device
- Cannot be triggered remotely
- Proof-of-concept code available online
- $\bullet\,$ No info about environment required \to easy to reproduce



- Mistrains branch prediction
- CPU speculatively executes code which should not be executed
- Can also mistrain indirect calls
- → Spectre "convinces" program to execute code





- On Intel and AMD CPUs
- \bullet Some ARMs (Cortex R and Cortex A) are also affected
- Common cause: speculative execution of branches
- Speculative execution leaves microarchitectural traces which leak secret



- Spectre (typically) requires code execution on the device (e.g. Apps)
- Untrusted code can convince trusted code to reveal secrets
- Can be triggered remotely (e.g. in the browser, NetSpectre)
- Proof-of-concept code available online
- ullet Info about environment required o hard to reproduce

Background



Out-of-order Execution







Wait for an hour

LATENCY

- 1. Wash and cut vegetables
- 2. Pick the basil leaves and set aside


Parallelize

- 3. Heat 2 tablespoons of oil in a pan
- 4. Fry vegetables until golden and softened


Dependency

Parallelize

int width = 10, height = 5;



- Instructions are fetched and decoded in the front-end
- Instructions are dispatched to the backend
- Instructions are processed by individual execution units



- Instructions are executed out-of-order
- Instructions wait until their dependencies are ready
 - Later instructions might execute prior earlier instructions
- Instructions retire in-order
 - State becomes architecturally visible

We are ready for the gory details of Meltdown



• Find something human readable, e.g., the Linux version

```
# sudo grep linux_banner /proc/kallsyms
fffffffff81a000e0 R linux_banner
```





• Compile and run

- Kernel addresses are of course not accessible
- ullet Any invalid access throws an exception o segmentation fault



- Just catch the segmentation fault!
- We can simply install a signal handler
- And if an exception occurs, just jump back and continue
- Then we can read the value
- Sounds like a good idea



- Still no kernel memory
- Maybe it is not that straight forward
- Privilege checks seem to work
- Are privilege checks also done when executing instructions out of order?
- Problem: out-of-order instructions are not visible



Adapted code

```
*(volatile char*) 0;
array[0] = 0;
```

volatile because compiler was not happy


```
warning: statement with no effect [-Wunused-value]
    *(char*) 0;
```

• Static code analyzer is still not happy

```
warning: Dereference of null pointer
    *(volatile char*)0;
```



• Flush+Reload over all pages of the array



- "Unreachable" code line was actually executed
- Exception was only thrown afterwards



- Out-of-order instructions leave microarchitectural traces
- We can see them for example in the cache
- Give such instructions a name: transient instructions
- We can indirectly observe the execution of transient instructions




• Combine the two things

• Then check whether any part of array is cached



• Flush+Reload over all pages of the array




- Index of cache hit reveals data
- Permission check is in some cases not fast enough



- Using out-of-order execution, we can read data at (almost) any address*
- Privilege checks are sometimes too slow
- Allows to leak kernel memory
- Entire physical memory is typically also accessible in kernel address space





					Terminal	×
File	Edit	View	Search	Terminal	Help	
isch	warz@	lab06	:~/Docu	uments\$		

```
e01d8150: 69 6c 69 63 6f 6e 20 47
                                   72 61 70 68 69 63 73 2c | ilicon Graphics, |
e01d8160: 20 49 6e 63 2e 20 20 48
                                    6f 77 65 76 65 72 2c 20 | Inc. However,
e01d8170: 74 68 65 20 61 75 74 68
                                   6f 72 73 20 6d 61 6b 65 | the authors make|
e01d8180: 20 6e 6f 20 63 6c 61 69
                                   6d 20 74 68 61 74 20 4d | no claim that M|
e01d8190: 65 73 61 0a 20 69 73 20
                                   69 6e 20 61 6e 79 20 77 | esa. is in any w|
e01d81a0: 61 79 20 61 20 63 6f 6d
                                   70 61 74 69 62 6c 65 20 | ay a compatible |
                                   65 6e 74 20 66 6f 72 20 | replacement for
e01d81b0: 72 65 70 6c 61 63 65 6d
                                   72 20 61 73 73 6f 63 69 | OpenGL or associ|
e01d81c0: 4f 70 65 6e 47 4c 20 6f
                                   68 0a 20 53 69 6c 69 63 |ated with. Silic|
e01d81d0: 61 74 65 64 20 77 69 74
                                   69 63 73 2c 20 49 6e 63 | on Graphics, Inc|
e01d81e0: 6f 6e 20 47 72 61 70 68
e01d81f0: 2e 0a 20 2e 0a 20 54 68
                                   69 73 20 76 65 72 73 69 |... This versi
                                   73 61 20 70 72 6f 76 69 | on of Mesa provi
e01d8200: 6f 6e 20 6f 66 20 4d 65
                                   61 6e 64 20 44 52 49 20 | des GLX and DRI |
e01d8210: 64 65 73 20 47 4c 58 20
e01d8220: 63 61 70 61 62 69 6c 69
                                   74 69 65 73 3a 20 69 74 | capabilities: it |
e01d8230: 20 69 73 20 63 61 70 61
                                   62 6c 65 20 6f 66 0a 20 | is capable of.
                                   65 63 74 20 61 6e 64 20 | both direct and
e01d8240: 62 6f 74 68 20 64 69 72
e01d8250: 69 6e 64 69 72 65 63 74
                                   20 72 65 6e 64 65 72 69 | indirect renderi
                                   20 64 69 72 65 63 74 20 | ng. For direct
e01d8260: 6e 67 2e 20 20 46 6f 72
e01d8270: 72 65 6e 64 65 72 69 6e
                                   67 2c 20 69 74 20 63 61 | rendering, it ca|
e01d8280: 6e 20 75 73 65 20 44 52
                                   49 0a 20 6d 6f 64 75 6c | n use DRI. modul |
```

- Basic Meltdown code leads to a crash (segfault)
- How to prevent the crash?



Fault Handling



Fault Suppression



Fault Prevention


• Intel TSX to suppress exceptions instead of signal handler

```
if(xbegin() == XBEGIN_STARTED) {
   char secret = *(char*) Oxffffffffff81a000e0;
   array[secret * 4096] = 0;
   xend();
}

for (size_t i = 0; i < 256; i++) {
   if (flush_and_reload(array + i * 4096) == CACHE_HIT) {
     printf("%c\n", i);
   }
}</pre>
```

• Speculative execution to prevent exceptions

```
int speculate = rand() % 2:
size_t address = (0xfffffffff81a000e0 * speculate) +
                 ((size_t)&zero * (1 - speculate));
if(!speculate) {
  char secret = *(char*) address;
  arrav[secret * 4096] = 0:
for (size_t i = 0: i < 256: i++) {</pre>
  if (flush_and_reload(array + i * 4096) == CACHE_HIT) {
    printf("%c\n", i);
```







- Initial assumption: we can only read data stored in the L1 with Meltdown. Sort of:
- Experiment where a thread flushes the value constantly and a thread on a different core reloads the value
 - Target data is not in the L1 cache of the attacking core
- We still leak the data slowly, why?
- Original Meltdown only leaks from the L1, but we can get data there with load gadgets [7]




Practical attacks




- Dumping the entire physical memory takes some time
 - Not very practical in most scenarios
- Can we mount more targeted attacks?



- Open-source utility for disk encryption
- Fork of TrueCrypt
- Cryptographic keys are stored in RAM
 - With Meltdown, we can extract the keys from DRAM








- Meltdown is a whole category of vulnerabilities
- Not only the user-accessible check
- Looking closer at the check...



- CPU uses virtual address spaces to isolate processes
- Physical memory is organized in page frames
- Virtual memory pages are mapped to page frames using page tables






User/Supervisor bit defines in which privilege level the page can be accessed





• Present bit is the next obvious bit



- ullet An even worse bug o Foreshadow-NG/L1TF
- Exploitable from VMs
- Allows leaking data from the L1 cache
- Same mechanism as Meltdown
- Just a different bit in the PTE







■ WIRED

ISINESS CULTURE GEAR IDEAS SCIENCE SECURITY TRANSPORTATION

Meltdown Redux: Intel Flaw Lets Hackers Siphon Secrets from Millions of PCs

Two different groups of researchers found another speculative execution attack that can steal all the data a CPU touches,



BIZ O II

TECH

SCIENC

JLILY

CAR

GAMING & CULTUR

STOR

I CDECIII ATE TUAT TUIC WON'T DE TUE I ACT CIICU DIIC

New speculative execution bug leaks data from Intel chips' internal buffers

Intel-specific vulnerability was found by researchers both inside and outside the company.






- May 2019: 3 new Meltdown-type attacks
- Leakage from: line-fill buffer, store buffer, load ports
- Key take-aways:
 - 1. Leakage from various intermediate buffers (> L1D)
 - 2. Transient execution through microcode assists (⊃ exceptions)


There is no noise. Noise is just someone else's data





Deep Dive: Intel Analysis of Microarchitectural Data Sampling


Fill buffers may retain stale data from prior memory requests until a new memory request overwrites the fill buffer. Under certain conditions, the fill buffer may speculatively forward data, including stale data, to a load operation that will cause a fault/assist.

















- Microcode assist handles rare cases
- → Microarchitectural fault
 - Setting accessed/dirty bit in page table
- → Regularly reset on Windows



```
flush(mapping);
if (xbegin() == _XBEGIN_STARTED) {
 maccess(lut + 4096 * mapping[0]);
 xend();
```



- Data Conflicts
- Limited Transactional Resources




- Certain Instructions
 - IO instructions, syscall, ...
- Synchronous Exception Events
 - #BR, #PF, #DB, #BP/INT3, ...



12.2.4.5 Miscellaneous Transactional Aborts

Asynchronous events (NMI, SMI, INTR, IPI, PMI, etc.) occurring during transactional execution may cause the transactional execution to abort and transition to a non-transactional execution. [...] For example, operating systems with timer ticks generate interrupts that can cause transactional aborts.



• Leak data on same and sibling hyperthread









SGX Enclave

Applications Operating System






Virtual Machine




Control

	Page Number			Page Offset			
Meltdown	51	Physical	12	11	0		
	47	Virtual	12				
Foreshadow	51	Physical	12	11	0		
	47	Virtual	12				
	<i>{</i>						
Fallout	51	Physical	12			0	
	47	Virtual	12				
ZombieLoad/ RIDL	51	Physical	12	11 6	5 0	0	
	47	Virtual	12			0	





- Optimization: only implement fast-path in silicon
- More complex edge cases (slow-path) in microcode
- Need help? Re-issue the load with a microcode assist
 - assist == "microarchitectural fault"
- Example: setting A/D bits in the page table walk
 - Likely many more!







MELTDOWN

SPECTRE







Speculative Cooking
















- Many predictors in modern CPUs
 - Branch taken/not taken (PHT)
 - Call/Jump destination (BTB)
 - Function return destination (RSB)
 - Load matches previous store (STL)
- Most are even shared among processes









- ullet Loads can be executed out-of-order o need to check for previous stores
- Check is time consuming
- Optimization: Speculate whether a store happened or not
 - no store: bypass check
 - stall









- Well known: Race conditions & use-after-free
- Fix: Proper cleanup & locking
- What happens to locks in transient execution?

I hread I:

1: I hread 2:

```
func(A_ptr){
                                 mutex_lockmutex_lock(&Aptr -
func(A_ptr){
  mutex_lockmutex_lock(&Aptr->m);
                                  if (Aptr->Bptr->fptr) {
  if (Aptr->Bptr->fptr) {
    Aptr->Bptr->fptr(arg);
                                    Aptr->Bptr->fptr(arg);Aptr
  kfree(Aptr->Bptr);kfree(Aptr->Bptr);
  Aptr->Bptr = NULL; Aptr->Bptr = NULL; free (Aptr->Bptr);
 mutex_unlockmutex_unlock(&Aptr->m)Aptr->Bptr = NULL;
                                 mutex_unlockmutex_unlock(&Ar
```



- Challenge 1: How to bypass the mutex in thread 2?
- Challenge 2: How to change memory at Aptr→Bptr after kfree but before NULL?
 - ightarrow IPI Storm: blast membarrier IPI to make victim core stop forever after kfree & before NULL


```
if (!__mutex_trylock_fast(lock))
 if(atomic_long_try_cmpxchg_acquire(&lock, ...))
  asm volatile ( "lock cmpxchgg %2, %1"
       : "=a" (ret), "+m" (*ptr)
       : "r" (new), "0" (old)
       : "memory"
       );
     })
  return true:
```

- lock cmpxchgq is atomic not serializing
- We can speculate past it!

GhostRace: Attack



- Freeze thread between kfree and
- Fill memory with suitable code
- Make victim thread speculate past lock & execute chosen code
- Leak Data!



(The tree is even larger now, too large to show!)

	Leakage	Injection		Leakage	Injection	
Metadata			Metadata			Metadata
Data			Data			Data



We have ignored software side-channels for many many years:

- ullet attacks on crypto ightarrow "software should be fixed"
- ullet attacks on ASLR ightarrow "ASLR is broken anyway"
- attacks on SGX and TrustZone \rightarrow "not part of the threat model"
- ightarrow for years we solely optimized for performance



After learning about a side channel you realize:

- the side channels were documented in the Intel manual
- only now we understand the implications

Conclusion www.tugraz.at



- Underestimated microarchitectural attacks for a long time
- Meltdown, Spectre and Foreshadow exploit performance optimizations
 - Allow to leak arbitrary memory
- CPUs are deterministic there is no noise



Side-Channel Security

Chapter 4: Transient-Execution Attacks - Meltdown, Spectre & More

Daniel Gruss

March 20, 2025

Graz University of Technology

- [1] Jann Horn. speculative execution, variant 4: speculative store bypass. 2018.
- [2] Paul Kocher, Jann Horn, Anders Fogh, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. "Spectre Attacks: Exploiting Speculative Execution". In: *S&P*. 2019.
- [3] Esmaeil Mohammadian Koruyeh, Khaled Khasawneh, Chengyu Song, and Nael Abu-Ghazaleh. "Spectre Returns! Speculation Attacks using the Return Stack Buffer". In: WOOT. 2018.
- [4] Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. "Meltdown: Reading Kernel Memory from User Space". In: USENIX Security. 2018.

- [5] G. Maisuradze and C. Rossow. "ret2spec: Speculative Execution Using Return Stack Buffers". In: CCS. 2018.
- [6] Michael Schwarz, Moritz Lipp, Daniel Moghimi, Jo Van Bulck, Julian Stecklina, Thomas Prescher, and Daniel Gruss. "ZombieLoad: Cross-Privilege-Boundary Data Sampling". In: CCS. 2019.
- [7] Martin Schwarzl, Thomas Schuster, Michael Schwarz, and Daniel Gruss. "Speculative Dereferencing of Registers: Reviving Foreshadow". In: arXiv:2008.02307 (2020).
- [8] Ofir Weisse, Jo Van Bulck, Marina Minkin, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Raoul Strackx, Thomas F Wenisch, and Yuval Yarom. Foreshadow-NG: Breaking the Virtual Memory Abstraction with Transient Out-of-Order Execution. 2018. URL: https://foreshadowattack.eu/foreshadow-NG.pdf.