Computer Organization and Networks (INB.06000UF, INB.07001UF)


Chapter 4: Processors

Winter 2022/2023



Stefan Mangard, www.iaik.tugraz.at

THIS IS WHAT LEARNING LOGIC GATES FEELS LIKE



https://www.smbc-comics.com/comic/logic-gates

Limitations of State Machines Discussed So Far

- The State machines that we have discussed so far have been designed for a specific application (e.g. controlling traffic lights)
- Changing the application requires building a new state machine, new hardware, ...
- We want to have a general-purpose machine that
 - Can be used for all kinds of different applications
 - Can be reconfigured quickly

This reasoning is the birth of software!

→We want general purpose hardware that is "configured in memory" for a particular application


Von Neumann Model

- Components of a computer built based on Von Neumann
 - Processing Unit
 - Control Unit
 - Memory
 - Input
 - Output
 - Buses



John Von Neumann (born 1945 in Budapest)


Von Neumann Model




Central Processing Unit (CPU)

The Von Neumann Model is the classical computer model – it is the basis of most CPUs

Von Neumann Model



Harvard Architecture




• We use a Harvard Architecture in the first lectues

status

Arithmetic Logic Unit (ALU)

• The ALU is a combinational circuit performing calculation operations

- Basic Properties
 - Takes two n-bit inputs (A, B); today typically 32 bit or 64 bit
 - Performs an operation based on one or both inputs; the performed operation is selected by the control input alu_sel
 - Returns an n-bit output; It typically also provides a status output with flags to e.g. indicate overflows or relations of A and B, such as A==B or A<B



input A


Operation select -

input B

ALU


Register File

- The register file contains m n-bit registers
- In a given clock cycle one n-bit value can be stored in the register selected via the signal R_w; In case RegWrite is low, no register is written
- In each cycle two registers can be read and are provided at the outputs A and B. The registers to be read are selected via R_A and R_B
- The register file is essentially a memory with one write port and two read ports



Data Registers (Register File)


- In case of RISC-V, the register file consists of 32 registers
- 5 bit are needed for R_W , R_A , R_B



Register File

Data Registers (Register File)

Register File





Register File

R_B

Data Registers (Register File)

- Basic Properties
 - Data registers with two output MUX
 - Input is stored in any one of the registers (selection via R_w signal)
 - Typical register sizes: 8, 16, 32, 64 bit







Processing Unit

- The processing unit constitutes the data path of the CPU
- Based on control signals that are provided as inputs operations are performed in the ALU and data registers are updated

A First Simple Datapath for Our CPU




- How do we get data from "outside" into the register file?
- Where do we get the control signals from?




Instruction Register

- The instruction register stores the instruction that shall be executed by the data path
- The instruction decoder maps the instruction register to control signals





A First Simple Datapath with Control for Our CPU



www.iaik.tugraz.at

Instruction Set Architectures

Software

ISA

Hardware

Instruction Set Architecture (ISA)

- An instruction is the basic unit of processing on a computer
- The instruction set is the set of all instructions on a given computer architecture
- Options to represent instructions
 - Machine language:
 - A sequence of zeros and ones, e.g. 0x83200002 → this is the sequence of zeros and ones the processor takes into its instruction register for decoding and execution
 - Length varies can be many bytes long (up to 15 bytes on x86 CPUs)
 - Assembly language:
 - This is a human readable representation of an instruction, e.g. ADD x3, x1, x2
- The ISA is the interface between hardware and software

19

Instruction Set Architectures

- There are many instruction set architectures from different vendors
 - Examples: Intel x86, AMD64, ARM, MIPS, PowerPC, SPARC, AVR, RISC-V, ...
- Instruction sets vary significantly in terms of number of instructions
 - Complex Instruction Set Computer (CISC)
 - Not only load and store operations perform memory accesses, but also other instructions
 - Design philosophy: many instructions, few instructions also for complex operations
 - Hundreds of instructions that include instructions performing complex operations like entire encryptions
 - Examples: x86 and x64 families
 - Reduced Instruction Set Computer (RISC)
 - RISC architectures are **load/store architectures**: only dedicated load and store instructions read/write from/to memory
 - Design philosophy: fewer instructions, lower complexity, high execution speed.
 - Instruction set including just basic operations
 - Examples: ARM, RISC-V
 - One Instruction Set Computer (OISC)
 - Computers with a single instruction (academic), e.g. SUBLEQ see https://en.wikipedia.org/wiki/One_instruction_set_computer

Competition Between Instruction Sets

- Given a fixed program (e.g. written in C), which instruction set leads
 - to the smallest code size (the smallest number of instructions need to express the program)?
 - to best performance on a processor implementing the ISA?
 - lowest power consumption on a processor implementing the ISA?

Open vs. Closed Instruction Sets


• Most instruction sets are covered by patents

→Building a computer that is compatible with that instruction set requires patent licensing

- RISC-V (the instruction set of this course)
 - is open



- developed at UC Berkeley
- An instruction family from low-end 32bit devices to large 64bit CPUs
- Significant momentum in industry and academia
- More information and full specs available at https://riscv.org/



www.iaik.tugraz.at

First RISC-V Basics

RISC-V Instruction Sets

Base instruction sets

- **RV32I** (RV32E is the same as RV32I, except the fact that it only allows 16 registers)
- RV64I
- RV128I


• Extensions

- "M" Standard Extension for Integer Multiplication and Division
- "A" Standard Extension for Atomic Instructions
- "Zicsr", Control and Status Register (CSR) Instructions
- "F" Standard Extension for Single-Precision Floating-Point

```
• ....
```


Register File and ALU

- We focus on RV32I
- The ALU and the register file are all 32 bit
- Our register file consists of 32 registers (Note: register x0 always reads zero; writing to x0 does not lead to storing a value)



Basics

The base instruction set has fixed-length 32-bit instructions



	31		25	24	2	0 3	19	15	14	12	11		/	0		0	www.iaik.tugraz.at
\langle		funct7		r	rs2		rsl		fun	ct3		rd			opcode		R-Type
	31						19	15	14	12	11		7	6		0	
		imm					rs1		fun	ct3		rd			opcode		I-Type
	31		25	24	2	0 1	19	15	14	12	11		7	6		0	
		imm		r	rs2		rsl		fun	ct3		imm			opcode		S-Type
	31									12	11		7	6		0	
		imm										rd			opcode		U-Type

Opcode, funct3, funct7: definition of the functionality
Imm: immediate values (constants)
rs1, rs2: source registers
rd: destination register


R-Type Instructions

 These are instructions that perform arithmetic and logic operations based on two input registers

41	25 24	20	19 15	14 12	11 7	6 0	
funct7		rs2	rsl	funct3	rd	opcode	R-Type

- funct7, funct4 and opcode define the operation to be performed
- rs1 defines source register 1
- rs2 defines source register 2
- rd defines the destination register

Example




Example

IR ADD, **R3**, **R2**, **R1**

31		25	24		20	19		15	14	12	11		7	6		0
	0000000			00001			00010		00	0		00011			0110011	
31		25	24		20	19		15	14	12	11		7	6		0
	funct7			rs2			rs1		fun	ct3		rd			opcode	

Machine Language and Assembly

- Every instruction can be represented in human readable form \rightarrow assembly
- Every instruction can be represented in machine readable form → machine language



RV32I Base Instruction Set

	imm[31:12]			rd	0110111] LUI
	imm[31:12]	rd	0010111	AUIPC		
imr	n[20 10:1 11 19	rd	1101111	JAL		
imm[11:0)]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12]10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12]10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12]10:5]	rs2	rs1	101	imm[4:1]11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1]11]	1100011	BGEU
imm[11:0)]	rs1	000	rd	0000011	LB
imm[11:0]	rs1	001	rd	0000011	LH
imm[11:0		rs1	010	rd	0000011	LW
imm[11:0		rs1	100	rd	0000011	LBU
imm[11:0		rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	$\operatorname{imm}[4:0]$	0100011	SB
imm[11:5]	rs2	rs1	001	$\operatorname{imm}[4:0]$	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0)]	rs1	000	rd	0010011	ADDI
imm[11:0)]	rs1	010	rd	0010011	SLTI
imm[11:0)]	rs1	011	rd	0010011	SLTIU
imm[11:0)]	rs1	100	rd	0010011	XORI
imm[11:0)]	rs1	110	rd	0010011	ORI
imm[11:0)]	rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	m rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
fm pre		rsl	000	rd	0001111	FENCE
00000000		00000	000	00000	1110011	ECALL
00000000	001	00000	000	00000	1110011	BREAK

www.iaik.tugraz.at

The RV32I Instruction Set

- 40 instructions
- Categories:
 - Integer Computational Instructions
 - Load and Store Instructions
 - Control Transfer Instructions
 - Memory Ordering Instructions
 - Environment Call and Breakpoints

Integer Computational Instructions

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	m rs2	rs1	100	rd	0110011	XOR
0000000	m rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	m rs2	rs1	111	rd	0110011	AND

- All instructions take two input registers (rs1 and rs2) and compute the result in rd
- Example: sub r3, r1, r2 computes r3 = r1 r2

Integer Computational Instructions

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

Logic Functions

- AND
- OR
- XOR

• Arithmetic

- ADD (Addition)
- SUB (Subtraction)


• Shifts


- SLL (Logical Shift Left)
- SRL (Logical Shift Right)
- SRA (Arithmetic Shift Right)

Compares

- SLT (Set on Less Than)
- SLTU (Set on Less Than unsigned)

A First Simple Datapath with Control for Our CPU






Let's learn about memories!

www.iaik.tugraz.at

Memory




Main memory is a "RAM"


Random Access Memory

("Memory where arbitrary read and write accesses can be performed")


Reading from memory




Writing to Memory



A Word in Memory in Case of a 32-bit System



Each Byte in Memory Has an Address




The Indices of the Bits Within a Word in Memory

Address:

00:	010101 1010101
04:	010101 1010101
08:	110100 0011101
0C:	010111 1000001
10:	110100 0011101
14:	010111 1000001
18:	010111 1000001
1C:	010101 1010101
20:	110100 0011101
24:	010111 1000001
28:	010101 1010101
2C:	110100 0011101
30:	010111 1000001
34:	010101 1010101
38:	110100 0011101
3C:	010111 100000 1
	\uparrow \uparrow
В	it 31 Bit 0


www.iaik.tugraz.at




Memory

Endianess

- There are two options for the sequence of storing the bytes of a word in memory:
 - Little endian: least significant byte is at the lowest address
 - Big endian: most significant byte is at lowest address



Endianess - Example




Building Memories in Practice

- Building Memories based on standard flip flops (FFs), decoders and multiplexers would be extremely expensive!
- Note: The functionality of a memory is less than what is available in a set of FFs:
 - A set of FFs allows that in each cycle a different value is written to each FF
 - A set of FFs allows that in each cycle the content of each FF is read

 \rightarrow A single port read/write memory requires only that it is possible to read/write one memory cell at a time


Basic Idea of Memory Design

- Example: A RAM with a one bit read/write port
- Memories are built using so-called memory cells. Each cell can store one bit
- The memory cells are placed on a chip next to each other and form a rectangular structure: the so-called cell array.




Basic Idea of Memory Design


- A bitline connects all memory cells of a column vertically (yellow)
- A wordline connects all memory cells of a row horizontally
- This basic structure is used for all kinds of memories:
 - Non-volatile memory (NVM)
 - Static memory (SRAM)
 - Dynamic memory (DRAM)
 - DDR memory
- Each memory type is for different trade-offs with respect to size, speed, ...



Basic Idea of Read/Write for DRAM

- A DRAM cell just consists of a single transistor and a capacitance that stores the data value
- In steady state (no access) all bitlines and wordlines are disconnected from the power supply (i.e. they are floating)






Basic Idea of Read/Write for DRAM


- Writing a cell:
 - Set corresponding bitline to the desired storage value
 - Set corresponding wordline to high

→This charges the capacitance of the desired cell to the desired storage value

- Reading a cell:
 - Pre-charge the corresponding bitline to the desired voltage value
 - Disconnect the bitline
 - Set the corresponding wordline to high


 \rightarrow The bitline keeps its value, if the stored value is high or is pulled to low, if the stored value is zero






Memories

- There are many details to know and learn about memories → memories are one of the most highly optimized components of a computer system
- In this lecture, we focus on the top-level view
- With "memory" we mean a single-port read and singleport write memory for 32-bit values




Datapath Including Data Memory and Sign Extension



RV32I Base Instruction Set

	imm[31:12]			rd	0110111	LUI
	imm[31:12]			rd	0010111	AUIPC
imr	n[20 10:1 11 1	9:12]		rd	1101111	JAL
imm[11:0)	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0)]	rs1	000	rd	0000011	LB
imm[11:0	0]	rs1	001	rd	0000011	LH
imm[11:0	[[rs1	010	rd	0000011	LW
imm[11:0	0	rs1	100	rd	0000011	LBU
imm[11:0	[0	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	$\operatorname{imm}[4:0]$	0100011	SB
$\operatorname{imm}[11:5]$	rs2	rs1	001	$\operatorname{imm}[4:0]$	0100011	SH
imm[11:5]	rs2	rs1	010	$\operatorname{imm}[4:0]$	0100011	SW
imm[11:0	0]	rs1	000	rd	0010011	ADDI
imm[11:0	0]	rs1	010	rd	0010011	SLTI
imm[11:0	0]	rs1	011	rd	0010011	SLTIU
imm[11:0	0]	rs1	100	rd	0010011	XORI
imm[11:0	0]	rs1	110	rd	0010011	ORI
imm[11:0	0]	rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
fm pre-		rs1	000	rd	0001111	FENCE
00000000		00000	000	00000	1110011	ECALL
00000000	001	00000	000	00000	1110011	BREAK




	RV32I	Base Instru	uction S	et				
	$\operatorname{imm}[31:12]$			rd	0110111	LUI	www.iaik.tugr	az.at
	$\operatorname{imm}[31:12]$			rd	0010111	AUIPC		
in	m[20 10:1 11 1]	9:12]		rd	1101111	JAL		
imm[11	[:0]	rs1	000	rd	1100111	JALR		
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ		
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE		1
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT		
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE		
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU	Additional operations that	
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU	we can perform with our	
imm[11	[:0]	rs1	000	rd	0000011	LB		
$\operatorname{imm}[11]$	2	rs1	001	rd	0000011	LH	updated datapath:	
$\operatorname{imm}[11]$	-	rs1	010	rd	0000011	LW		
$\operatorname{imm}[11]$	-	rs1	100	rd	0000011	LBU		1
$\operatorname{imm}[11]$		rs1	101	rd	0000011	LHU	Load/Store Operations	1
$\operatorname{imm}[11:5]$	rs2	rs1	000	$\operatorname{imm}[4:0]$	0100011	SB		
$\operatorname{imm}[11:5]$	rs2	rs1	001	$\operatorname{imm}[4:0]$	0100011	SH		
$\operatorname{imm}[11:5]$	rs2	rs1	010	$\operatorname{imm}[4:0]$	0100011	SW		
imm[11	-	rs1	000	rd	0010011	ADDI		
$\operatorname{imm}[11]$	1	rs1	010	rd	0010011	SLTI		1
$\operatorname{imm}[11]$		rs1	011	rd	0010011	SLTIU		
$\operatorname{imm}[11]$	-	rs1	100	rd	0010011	XORI	Additional operations that	
imm[11		rs1	110	rd	0010011	ORI		
imm[11		rs1	111	rd	0010011	ANDI	we can perform with our	
0000000	shamt	rs1	001	rd	0010011	SLLI		
000000	shamt	rs1	101	rd	0010011	SRLI	updated datapath:	
0100000	shamt	rs1	101	rd	0010011	SRAI		
0000000	rs2	rs1	000	rd	0110011	ADD		
0100000	rs2	rs1	000	rd	0110011	SUB	Operations using immediate	
0000000	rs2	rs1	001	rd	0110011		values	
0000000	rs2	rs1	010	rd	0110011	SLT	Values	
0000000	rs2	rs1	011	rd	0110011	SLTU		
0000000	rs2	rs1	100	rd	0110011	XOR		1
0000000	rs2	rs1	101	rd	0110011	SRL		
0100000	rs2	rs1	101	rd	0110011	SRA		
0000000	rs2	rs1	110	rd	0110011	OR		
0000000	rs2	rs1	111	rd	0110011	AND		
fm pr		rs1	000	rd	0001111	FENCE		
0000000		00000	000	00000	1110011	ECALL		57
0000000	10001	00000	000	00000	1110011	BREAK		57

Example: Load Word

- Assembly:
 - LW rd, offset(rs1)
- Machine language

	1		1	1	1
$\operatorname{imm}[11:0]$	rs1	010	rd	0000011	LW
			1		†

- Load from data from memory at address (rs1+imm) and store in rd
- Functionality:
 - Loads a word (32 bits / 4 bytes) from memory into a register
 - Example applications
 - load data from a pointer by setting offset to zero (LW rd, 0x0(rs1))
 - load data from a fixed address by setting rs1 to x0 (LW rd, addr(x0))
 - load data from a pointer providing a relative offset (LW rd, offset(rs1))



More Load Instructions

imm[11:0]	rs1	000	rd	0000011	LB
imm[11:0]	rsl	001	rd	0000011	LH
imm[11:0]	rs1	010	rd	0000011	LW
imm[11:0]	rs1	100	rd	0000011	LBU
imm[11:0]	rs1	101	rd	0000011	LHU


- LBU (Load Byte Unsigned) and LHU (Load Halfword Unsigned) work exactly the same way as LW (Load Word) except for the fact that they only load 8 bit /16 bit instead of 32 bit. The unused bits are zero
- LB and LH work like LBU und LHU, but perform sign extension for the upper bits

Example: Store Word

- Assembly:
 - SW rs2, offset(rs1)
- Machine language

		1	1	1	1	1
$\operatorname{imm}[11:5]$	m rs2	rs1	010	$\operatorname{imm}[4:0]$	0100011	SW

- Store the value in rs2 to memory address (rs1+imm)
- Functionality:
 - Store a word (32 bits / 4 bytes) to memory
 - Example applications
 - store data to a pointer stored in a register by setting offset to 0 (SW rs2, 0x0(rs1))
 - store data to an absolute address (SW rs2, addr(x0))
 - store data to pointer + offset (SW rs2, offset(rs1))



More Store Instructions

imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW

- SB (Store Byte) and SH (Store Halfword) work exactly the same way as SW (Store Word) except for the fact that they only store the lowest 8 bit /16 bit of the rs2 register instead of the full 32 bit.
- Note that sign extension is not necessary for storing. To illustrate this consider the representation of -1 as 32 bit value and as 8 bit value.

	RV32I	Base Instru	uction S	\mathbf{et}				
	$\operatorname{imm}[31:12]$			rd	0110111	LUI	www.iaik.tug	az.at
	$\operatorname{imm}[31:12]$			rd	0010111	AUIPC		
imr	m[20 10:1 11 19	9:12]		rd	1101111	JAL		
imm[11:0	0]	rs1	000	rd	1100111	JALR		
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ		
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE		1
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT		
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE		
$\min[12 10:5]$	rs2	rs1	110	imm[4:1 11]	1100011	BLTU	Additional operations that	
$\min[12 10:5]$	rs2	rs1	111	imm[4:1 11]	1100011	BGEU	we can perform with our	
$\operatorname{imm}[11:0]$	1	rs1	000	rd	0000011	LB		
$\operatorname{imm}[11:0]$	3	rs1	001	rd	0000011	LH	updated datapath:	
$\operatorname{imm}[11:0]$	1	rs1	010	rd	0000011	LW		
$\operatorname{imm}[11:0]$	-	rs1	100	rd	0000011	LBU		
imm[11:0	-	rs1	101	rd	0000011	LHU	Load/Store Operations	
$\operatorname{imm}[11:5]$	rs2	rs1	000	imm[4:0]	0100011	SB		
$\operatorname{imm}[11:5]$	rs2	rs1	001	imm[4:0]	0100011	SH		
$\operatorname{imm}[11:5]$	rs2	m rs1	010	$\operatorname{imm}[4:0]$	0100011	SW		
imm[11:0	-	rs1	000	rd	0010011	ADDI		
imm[11:0	1	rs1	010	rd	0010011	SLTI		1
imm[11:0	4	rs1	011	rd	0010011	SLTIU		
imm[11:0		rs1	100	rd	0010011	XORI	Additional operations that	
imm[11:0		rs1	110	rd	0010011	ORI		
imm[11:0		rs1	111	rd	0010011	ANDI	we can perform with our	
0000000	shamt	rs1	001	rd	0010011	SLLI	undated datapath:	
0000000	shamt	rs1	101	rd	0010011	SRLI	updated datapath:	
0100000	shamt	rs1	101	rd	0010011	SRAI		
0000000	rs2	rs1	000	rd	0110011	ADD		
0100000	rs2	rs1	000	rd	0110011	SUB	Operations using immediate	
0000000	rs2	rs1	001	rd	0110011		values	
0000000	rs2	rs1	010	rd	0110011		Values	
0000000	rs2	rs1	011	rd	0110011	SLTU		
0000000	rs2	rs1	100	rd	0110011	XOR		1
0000000	rs2	rs1	101	rd	0110011	SRL		
0100000	rs2	rs1	101	rd	0110011	SRA		
0000000	rs2	rs1	110	rd	0110011	OR		
0000000	rs2	rs1	111	rd	0110011	AND		
fm pre-		rs1	000	rd	0001111	FENCE		
00000000		00000	000	00000	1110011	ECALL		64
00000000	1001	00000	000	00000	1110011	BREAK		UT


Example: ADDI

- Assembly:
 - ADDI rd, rs1, immediate
- Machine language

$\operatorname{imm}[11:0]$	rs1	000	rd	0010011	ADDI

- Computes rd = rs1 + imm
- Functionality:
 - Computes rd = rs1 + imm
 - Example applications
 - Move content of one register to another register by setting immediate to 0 (ADDI rd,rs1,0)
 - Set a register to a constant value by using x0 as source: (ADDI rd, x0, immediate)
 - Increment/decrement a register by setting rd=rs (e.g. ADDI x1, x1, 1)


www.iaik.tugraz.at



More Operations with Immediates


	imm[31:12]	rd	0110111	LUI		
imm[11:0)]	rsl	000	$^{\rm rd}$	0010011	ADDI
imm[11:0)]	rs1	010	rd	0010011	SLTI
imm[11:0)]	rs1	011	rd	0010011	SLTIU
imm[11:0)]	rsl	100	$^{\rm rd}$	0010011	XORI
imm[11:0)]	rs1	110	rd	0010011	ORI
imm[11:0)]	rs1	111	$^{\rm rd}$	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	$^{\rm rd}$	0010011	SRLI
0100000	shamt	rs1	101	\mathbf{rd}	0010011	SRAI

- LUI allows to load 20 bits into the upper bits of a register; together with ADDI this allows to set a register to a 32 bit constant value
- SLTI sets the register rd to 1, if rs1 is less than the sign-extended immediate; SLTIU is the unsigned version
- XORI, ORI, ANDI are logic operations with immediates
- SLLI, SRLI, SRAI are shift operations, where the 5 bit immediate shamt defines the shift amount




Let's learn about control!

Adding Instruction Memory




Instruction Memory

- The instruction memory stores a sequence of instruction
- The program counter (PC) is incremented by 4 in each cycle and reads one instruction after the other
- This allows executing a static batch of instructions



Extending the datapath for conditional branch^{www.iaik.tugraz.at} instructions___




	RV32I	Base Instru	uction S	et					
	imm[31:12]			rd	0110111	LUI		www.iaik.	tugraz.at
	imm[31:12]			rd	0010111	AUIPC			
	n[20 10:1 11 19	9:12]		rd	1101111	JAL			
imm[11:0		rs1	000	rd	1100111	JALR			
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ			
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE			
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT			
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE		Additional operations that	
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU		we can perform with our	
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU		•	
1mm[11:0	-	rsl	000	rd	0000011			updated datapath:	
imm[11:0	1	rs1	001	rd	0000011	LH			
imm[11:0	J	rs1	010	rd	0000011	LW			
imm[11:0	1	rs1	100	rd	0000011	LBU		Conditional Branch	
imm[11:0		rs1	101	rd	0000011	LHU		Conditional Dranch	
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB		Operations	
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH		I	
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW	l		
imm[11:0	-	rs1	000	rd	0010011	ADDI			
imm[11:0	1	rs1	010	rd	0010011	SLTI			
imm[11:0	3	rs1	011	rd	0010011	SLTIU			
imm[11:0	-	rs1	100	rd	0010011	XORI			
imm[11:0		rs1	110	rd	0010011	ORI			
imm[11:0	-	rs1	111 001	rd	0010011	ANDI SLLI			
0000000	shamt shamt	rs1 rs1	101	rd rd	0010011 0010011	SLLI			
0100000	shamt	rs1	101	rd	0010011	SRAI			
0100000	rs2	rs1	000	rd	0110011	ADD			
0100000	rs2	rs1	000	rd	0110011	SUB			
0000000	rs2	rs1	000	rd	0110011	SLL			
0000000		rs1	010	rd	0110011	SLT			
0000000	rs2	rs1	011	rd	0110011	SLTU			
0000000	rs2	rs1	100	rd	0110011	XOR			
0000000	rs2	rs1	101	rd	0110011	SRL			
0100000	rs2	rs1	101	rd	0110011	SRA			
0000000	rs2	rs1	110	rd	0110011	OR			
0000000	rs2	rs1	111	rd	0110011	AND			
fm prec	d succ	rs1	000	rd	0001111	FENCE			
0000000000	000	00000	000	00000	1110011	ECALL			
000000000	001	00000	000	00000	1110011	EBREAK			72

Example: BEQ

- Assembly:
 - BEQ rs1, rs2, offset
- Machine language

						-
$\min[12 10:5]$	m rs2	m rs1	000	$\min[4:1 11]$	1100011	BEQ

- Branch to location PC + offset, if rs2 == rs1
- Functionality:
 - Branch if equal by to address PC + imm*2
 - Example applications
 - Implement a branch to secure code, if password was entered correctly





More Conditional Branches

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	m rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	m rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU

- BNE (Branch if not equal)
- BLT (Branch if less than)
- BGE (Branch if greater of equal)
- BLTU (Branch if less than unsigned)
- BGEU (Branch if greater of equal unsigned)

High-Level Overview (Single Cycle Datapath)





JAL/JALR

imm[20 10:1 11 19	rd	1101111	JAL		
imm[11:0]	rs1	000	rd	1100111	JALR


- Jump and Link (JAL):
 - Performs an unconditional jump to PC + imm*2
 - Stores the PC of the next instruction in rd
- Example applications
 - Unconditional jump (rd is set to x0 in this case)
 - Subroutine call (will be discussed later)

JAL/JALR

imm[20 10:1 11 19	rd	1101111	JAL		
imm[11:0]	rs1	000	rd	1100111	JALR

- Jump and Link Register (JALR):
 - Performs an unconditional jump to rs1 + imm
 - Stores the PC of the next instruction in rd
- Example applications
 - Subroutine call (will be discussed later)

High-Level Overview incl. JAL/JALR



Watch the Operations of the Hardware while executing your code - QTRVSIM

Visit <u>https://comparch.edu.cvut.cz/qtrvsim/app/</u> or use qtrvsim in your virtual machine

in order to visualize how a sequence of instructions becomes executed on a single-cycle datapath

www.iaik.tugraz.at

Programming the Processor

Simple Demo Program

- Load values from memory address 0x20, 0x24 into registers
- Add the registers together
- Store the result back to memory at 0x28
- Halt the CPU

A First Mapping to Instructions

LWrd = x1rs1 = x0offset = 0x20LWrd = x2rs1 = x0offset = 0x24ADDrd = x3rs1 = x1rs2 = x2SWrs2 = x3rs1 = x0offset = 0x28EBREAK

Mapping to Encoding

Туре	funct7	rs2	rs1	funct3	rd	opcode
I-Type	0x20		0	LW	1	LOAD
I-Type	0x24		0	LW	2	LOAD
R-Type	DEFAULT	2	1	ADD	3	ALU
S-Type	hi(0x28)	3	0	SW	lo(0x28)	STORE
I-Type	EBREAK		0	PRIV	0	SYSTEM

Mapping to Binary

Туре	funct7	rs2	rs1	funct3	rd	opcode
I-Type	0000001	00000	00000	010	00001	0000011
I-Type	0000001	00100	00000	010	00010	0000011
R-Type	0000000	00010	00001	000	00011	0110011
S-Type	0000001	00011	00000	010	01000	0100011
I-Type	0000000	00001	00000	000	00000	1110011

www.iaik.tugraz.at


Instruction	Binary	Hexadecimal	Bytes
LW	00000100000000001000010000011	0x02002083	83 20 00 02
LW	000001001000000001000010000011	0x02402103	03 21 40 02
ADD	0000000001000001000000110110011	0x002081b3	b3 81 20 00
SW	0000010001100000010010000100011	0x02302423	23 24 30 02
EBREAK	0000000000100000000000001110011	0x00100073	73 00 10 00

Putting the Program (Code and Data) into a single Memory

Instruction	Address	Value	Bytes
LW	0x00	0x02002083	83 20 00 02
LW	0x04	0x02402103	03 21 40 02
ADD	0x08	0x002082b3	b3 81 20 00
SW	0x0c	0x02302423	23 24 30 02
EBREAK	0x10	0x00100073	73 00 10 00
	0x14	0	00 00 00 00
	0x18	0	00 00 00 00
	0x1c	0	00 00 00 00
	0x20	42	2a 00 00 00
	0x24	13	0d 00 00 00
	0x28	0	00 00 00 00

Tools to Write Assembler Code

- Writing instruction opcodes by hand is tedious
- An assembler is a tools to assemble machine code for us
- For this lecture we use riscvasm.py
- usage: riscvasm.py program.asm -o program.hex



The Demo Program Written in Assembly

.org 0x00 # start program at address 0x00 LW x1, 0x20(x0) LW x2, 0x24(x0) ADD x3, x1, x2 SW x3, 0x28(x0) EBREAK

.org 0x20 # place data at address 0x20 # insert raw data instead of instructions .word 42 .word 13

Try out to assemble and simulate your own code

con04_adding-two-constants